• No results found

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

N/A
N/A
Protected

Academic year: 2023

Share "DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING "

Copied!
5
0
0

Loading.... (view fulltext now)

Full text

(1)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

COURSE PLAN – PART I Name of the

programme and specialization

B-TECH

Course Title ELECTRONIC CIRCUITS LABORATORY

Course Code ECLR 12 No. of Credits 2

Course Code of Pre- requisite subject(s)

Session January 2022 Section

(if, applicable) A Name of Faculty Dr.R.Malmathanraj Department ECE Official Email rmathan@nitt.edu Telephone No. 7639972187 Name of Course

Coordinator(s) (if, applicable)

Official E-mail Telephone No.

Course Type (please

tick appropriately)  Core course Elective course Syllabus (approved in BoS)

Hardware Experiments : 1. Stability of Q point

2. Single stage RC coupled CE amplifier

3. Single stage RC coupled Current series CE feedback amplifier 4. Darlington emitter follower

5. Differential Amplifier 6. RC phase shift oscillator 7. Colpitt’s Oscillator

8. Power amplifier – Class A & class AB Simulation Experiments :

1. MOS CS amplifier with resistive load, diode connected load, current source load 2. MOS current mirrors

COURSE OBJECTIVES

This course deals with biasing circuits, amplifiers , rectifiers & filters and oscillators.

(2)

MAPPING OF COs with POs Course Outcomes

Programme Outcomes (PO) (Enter Numbers only) 1. Demonstrate theoretical device/circuit operation in properly

constructed analog circuits.

PO1, PO2, PO4, PO6, PO10

2. Able to correctly operate standard electronic test equipment digital multi-meters, power supplies to analyze, test, and implement digital circuits.

PO1, PO4, PO2, PO6, PO10

3. Able to correctly analyze a circuit and compare its theoretical performance to actual performance.

PO6, PO2, PO4, PO10, PO1 4. Learn different techniques employed for the enhancement of Gain

and Bandwidth

PO1, PO10, PO4, PO6, PO2

5. Able to map the Circuits implemented to that of real time

application PO5, PO6, PO10

COURSE PLAN – PART II COURSE OVERVIEW

After finishing the course, the students will be able to : 1. Analyze various biasing circuits.

2. Design the amplifiers 3. design the oscillators

4. Design rectifiers, filters and regulator circuits

COURSE TEACHING AND LEARNING ACTIVITIES ( Add more rows) S.No. Week/Contact

Hours

Topic Mode of Delivery

1 Week 1 Stability of Q point Hands on

experiment, Simulation 2 Week 2 Single stage RC coupled CE amplifier Hands on

experiment, Simulation 3 Week 3 Single stage RC coupled Current

series CE feedback amplifier

Hands on experiment, Simulation

4 Week 4 Darlington emitter follower Hands on

experiment, Simulation

(3)

5 Week 5 Differential Amplifier Hands on experiment, Simulation

6 Week 6 RC phase shift oscillator Hands on

experiment, Simulation

7 Week 7 Colpitt’s Oscillator Hands on

experiment, Simulation 8 Week 8 Power amplifier – Class A & class AB Hands on

experiment, Simulation

9 Week 9

MOS CS amplifier with resistive load, diode connected load, current source load

Simulation

10 Week 10 MOS current mirrors Simulation

11 Week 11 Compensation Lab

12 Week 12

Compensation Lab

COURSE ASSESSMENT METHODS (shall range from 4 to 6)

S.No. Mode of Assessment Week/Date Duration % Weightage 1 Continuous

Assessment

every week after the completion of experiment

Regular lab

class 25

2 Simulation

every week after the completion of

experiment

-

5

3 Written viva Apr_week-1 60

minutes 20

4 Mini Project & Technical article

Presentation Apr_week-2

- 20

5 Final Assessment Apr_week-3 90

minutes (to be finalised later)

30

(4)

COURSE EXIT SURVEY (mention the ways in which the feedback about the course shall be assessed)

1. Feedback from students during class committee meetings.

2. Anonymous feedback through questionnaire.

COURSE POLICY (including compensation assessment to be specified)

 All the students are advised to check their NITT WEBMAIL/group mail/suggested by the course faculty, class representative regularly. All the correspondence (schedule of classes/ schedule of assessment/ course material/ any other information regarding this course) will be done through them only.

 Queries (if required) to the course teacher shall only be emailed to the email id specified by the teacher.

 Valid reasons for student’s absence in either first or second or both of the assessments would be taken for consideration of compensation assessment.

 All other assessments are mandatory.

 Improvement in marks will not be considered a criterion for compensation assessment.

ATTENDANCE POLICY (A uniform attendance policy as specified below shall be followed)

 At least 75% attendance in each course is mandatory.

 A maximum of 10% shall be allowed under On Duty (OD) category.

 Students with less than 65% of attendance shall be prevented from writing the final assessment and shall be awarded 'V' grade.

ACADEMIC DISHONESTY & PLAGIARISM

 Possessing a mobile phone, carrying bits of paper, talking to other students, copying from others during an assessment will be treated as punishable dishonesty.

 Zero mark to be awarded for the offenders. For copying from another student, both students get the same penalty of zero mark.

 The departmental disciplinary committee including the course faculty member, PAC chairperson and the HoD, as members shall verify the facts of the malpractice and award the punishment if the student is found guilty. The report shall be submitted to the Academic office.

(5)

 The above policy against academic dishonesty shall be applicable for all the programs.

ADDITIONAL INFORMATION, IF ANY

FOR APPROVAL

Course Faculty __________ CC- Chairperson ________________ HOD ____________

a) The number of assessments for any theory course shall range from 4 to 6.

b) Every theory course shall have a final assessment on the entire syllabus with at least 30%

weightage.

c) One compensation assessment for absentees in assessments (other than final assessment) is mandatory. Only genuine cases of absence shall be considered.

d) The passing minimum shall be as per the regulations.

B.Tech. Admitted in

P.G.

2018 2017 2016 2015

35% or (Class average/2) whichever is greater.

(Peak/3) or (Class Average/2) whichever is lower

40%

e) Attendance policy and the policy on academic dishonesty & plagiarism by students are uniform for all the courses.

f) Absolute grading policy shall be incorporated if the number of students per course is less than 10.

g) Necessary care shall be taken to ensure that the course plan is reasonable and is objective.

Dr R Malmathanraj

References

Related documents

 Possessing a mobile phone, carrying bits of paper, talking to other students, copying from others during an assessment will be treated as punishable dishonesty. For

 Possessing a mobile phone, carrying bits of paper, talking to other students, copying from others during an assessment will be treated as punishable dishonesty. For

➢ Possessing a mobile phone, carrying bits of paper, talking to other students, copying from others during an assessment will be treated as punishable dishonesty. For copying from

➢ Possessing a mobile phone, carrying bits of paper, talking to other students, copying from others during an assessment will be treated as punishable dishonesty. For

 Possessing a mobile phone, carrying bits of paper, talking to other students, copying from others during an assessment will be treated as punishable dishonesty. For

➢ Possessing a mobile phone, carrying bits of paper, talking to other students, copying from others during an assessment will be treated as punishable

shall be prevented from writing the final assessment and shall be awarded 'V' grade. Zero mark to be awarded for the offenders students get the same penalty of zero mark. For

Memory organization: Basic concepts, Semiconductor RAM memories, ROM, Speed - Size and cost, Memory Interfacing circuits, Cache memory, improving cache performance, Memory